

Attorney's Docket No.: 10417-084001 / F51-134741M/KIK

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Izuo Iida
Serial No. : 091876,554
Filed : June 7, 2001
Title : METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

Art Unit : Unknown
Examiner : Unknown

Attention: Official Draftsman
Commissioner for Patents
Washington, D.C. 20231


TRANSMITTAL OF FORMAL DRAWINGS

Please substitute the enclosed 12 sheets of formal drawings for the corresponding drawings presently in the application.

Please apply any charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: June 18, 2001


Chris T. Mizumoto
Reg. No. 42,899

Fish & Richardson P.C.
45 Rockefeller Plaza, Suite 2800
New York, NY 10111
Telephone: (212) 765-5070
Facsimile: (212) 258-2291

30055030.doc

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.


June 18, 2001
Date of Deposit
Signature 
Rose Papetti
Typed or Printed Name of Person Signing Certificate

FIG.1




FIG.2

← HIGH VOLTAGE MOS TRANSISTOR → ← MEMORY CELL →




FIG. 3




FIG.5




FIG. 6





FIG.7

← HIGH VOLTAGE MOS TRANSISTOR → ← MEMORY CELL →



TOP VIEW

FIG.8

← HIGH VOLTAGE MOS TRANSISTOR → ← MEMORY CELL →




FIG.9

← HIGH VOLTAGE MOS TRANSISTOR → ← MEMORY CELL →




FIG.10

← HIGH VOLTAGE MOS TRANSISTOR → ← MEMORY CELL →




FIG.11

← HIGH VOLTAGE MOS TRANSISTOR → ← MEMORY CELL →

